AMIGA AUCKLAND INC. PO BOX 24-467 ROYAL OAK 1030 AUCKLAND, NEW ZEALAND

A500 SERVICE TRAINING

Venue

Commodore Business Machines

Unit 13/1, 663 Victoria Street

Abbotsford, VIC 3067

AMICA MICK AND INC.

PO

AUCKLAND, NELVY ZEÁLAND

Date

19 SEP 1989

Lecturer Randy Chow M.Eng.Sc. B.A.Sc MIEEE

(Technical Support Manager)

COURSE OUTLINE

This training course is designed to help service technicians better understand the hardware and component level repair of the A500 Computer. It assumes a basic computer and electronic knowledge as well as the basic operation of the computer.

A500 Technical specifications

Power supply specifications

68000 Microprocessor

Basic Architecture
Interface signals
Data organization in memory

Custom Chips, Features and functional block diagrams

Paula

Denise

Fat Agnus

Gary

Theory of operations

System clock sub-system

ROM sub-system

Keyboard

Keyboard interface

Theory of operations cont'

Mouse interface
Display interface
Floppy disk drive
Floppy drive interface
Audio sub-system
Printer interface
RS232 interface
Real Time Clock interface
RAM sub-system
Expansion RAM sub-system

System Block Diagram

RAM Access

68000 chip Ram access Agnus chip Ram access

System Memory Map

Common troubleshooting approaches

Software Hardware Others

Common Faults

Power up self-test

Power up self-test Keyboard power up self-test

Diagnostics

System Diagnostic Rom based diagnostic

Waveform Comparison

DRAM Refresh waveform

Chip/Expansion Ram swaps

NO-OPT 68000

Disk drive alignment

A500 POWER SUPPLY SPECIFICATIONS

AL INPUT

216-264 VAC

AL FREQ

47-53 HZ

DC out put

5 V

45 A MAY

121

1.0 A max

-62V


O.IA MAL

MAX POWER

3 5 WARTS

CONNECTOR PIN OUT

Shielded +5V



68000 SIGNAL DESCRIPTION

A1 - A23 : ADDRESS BUS

16M BYTE 23 BIT ADDRESS

DURING INTERRUPT A1 - A3 INDICATE LEVEL OF INT

DO - D15 : 16 BIT DATA BUS, TRANSFER DATA IN BYTE OR WORD

AS ADDRESS STROBE: VALID ADDRESS ON ADDRESS BUS

UDS UPPER DATA STROBE LDS LOWER DATA STROBE

UDS LDS D8 - D15 D0 - D7

VALID NOT VALID 1 O

NOT VALID VALID 1

VALID VALID

D TACK DATA TRANSFER ACKNOWLEDGE DEVICE - CPU

DEVICE-CPU BR BUS REQUEST CPU → DEVICE BG BUS GRANT B GACK BUS GRANT ACK. DEVICE-CPU

IPLO, IPL1, IPL2 INTERRUPT CONTROL 7 LEVEL OF INTERRUPT

DEVICE - CPU BERR BUS ERROR

RESET RESET, BI-DIRECTIONAL TOTAL SYSTEM RESET REQUIRES HALT & RESET

HALT DEVICE→CPU, BUSES & CONTROL⇒TRI STATE

DATA REGISTERS DO - D7 CAN BE USED FOR BYTE, WORD, LONG WORD DATA OPERATIONS


ADDRESS REGISTERS AO - AZ

USED FOR:

- BASE ADDRESS REGISTERS
- WORD ADDRESS
- LONG WORD ADDRESS
- INDEX REGISTER

STACK POINTER A7

A7 USER STACK POINTER
A7' SUPERVISOR STACK POINTER



68000 WRITE TIMING

DATA ORGANIZATION IN MEMORY FOR 68000 SYSTEM

15		1		
Ryta &	WORD	s Byta	_ `	\
Byte 2	. word	1 841	L 3	
even 8			evic-	
الله الله الله الله الله الله الله الله				
:		:		
4				1
\				
	И	ord FFF	FF	1

08 01	18 09
$D7 \square 2$	47 D10
06 3	46 D11
05 0	45 D12
04 75	14 D D13
<i>D</i> 3	43 D14
$DZ \square 2$	42 7 115
A22 [s	41 RXD
0/ 08	40 - TXD
00 00	39 DKWB
$\frac{DV}{RES}$ $\Box II$	38 DKWD
DHAL 12	$37 \Box \overline{DKRD}$
1PL0 13	36 PIY
IPLI DE	35 \(\text{P/X}
1PL2 115	SE ANAGNO
	33 POY
INT2 16	$32 \square POX$
7773 177	
1NT 6 18	31 AUDA
RGA8 □19	30 DAUDB
RGA7 20	29 CCKQ
RGA6 □21	28 COK
RGAS =22	17. YCC
RGA4 □23	76 RGA1
RGA3 □29	25 RGA 2

1,110 (1)

PAULA 8364

PORTS, AUDIO, WART, CHIP

37 REGISTERS

MAIN FEATURES

4 AUDIO CHANNELS. GENERATE COMPLEX AM OR FM WAVEFORM


SERIAL PORT WART

DISK I/O PORT

POT I/O PORT (PROPORTIONAL CONTROLLER)

INTERRUPT CONTROL, 6 LEVEL

PAULA BLOCK DIAGRAM



K

AUDIO BLOCK - 4 CHANNELS

- EACH CHANNEL HAS ITS DMA, DATA,

FREQ, VOL REGISTERS

- D TOA CONVERTER

DISK BLOCK - 3 REGISTERS: READ, WRITE, CONTROL

- DATA PRE COMPENSATION FOR O/P

- DATA SEP AND PLLFOR I/P

SERIAL BLOCK - REGs, DATA

CONTROL TRANSMIT RECEIVE

POT BLOCK - COUNTER CONVER CAP CHARGING


TIME TO DATA

AUDIO AND DISK CONTROLLER USES DMA

DENISE 8362


DISPLAY ENCODER


- 83 REGISTERS
- MAIN FEATURES
- SELECT OBJECT FOR DISPLAY
- ENCODE OBJECT TO RED, BLUE AND GREEN COLOR CODE
- RESOLUTION 320 X 200 TO 640 X 400 4096 COLORS SPRITE CONTROLLER
- DISPLAY BOTH BIT PLANE IMAGE AND SPRITE
- MOUSE INTERFACE



DENIZE


BGR





DENISE BLOCK DIAGRAM

Custom Animation Chip Fat Agnus




FAT AGNUS

ADDRESSS GENERATOR CHIP

MAIN FEATURES

- BITELITTER; MOVEDISPLAYDATA TO ALLOW HIGH SPEED ANIMATION
- CO PROCESSOR; CAN CONTROL 3 CUSTOM CHIPS DIRECTLY W.R.T. VIDEO BEAM
- CONTROL 25 DMA CHANNELS
- CLOCK CIRCUITRY
- RAM CONTROL SIGNALS (BOTH VIDEO AND EXP.)
- DRAM MULTIPLEXING ()
- 103 REGISTERS


AGNES BLOCK DIAGRAM



GARY


MAIN FEATURES

- PROVIDE ALL BUS CONTROL SIGNAL
- PROVIDE ALL DODRESS DECODING
- HANDLES SOME FLOPPY CIRCUIT
- KEYBODED RESET INTERFACE







CLOCK CIRCUITRY





ROM SUB-SYSTEM







KEYBOARDD INTERFACE









FLOPPY DRIVE INTERFACE




AUDIO SUB-SYSTEM




PRINTER INTERFACE





RS232 INTERFACE




REAL TIME CLOCK







ASOO SYSTEM BLOCK DIAGRAM 66 PIN EXP DISPLAY DATA BUS L6244 L6373 DENIGH PONCE POPP. GARY ОТЯ 6520 HOM DIE P23 8 2 02009



PFFFFF

Rom

25616

SOFTWARE APPROACH

- POWER UP DIAGNOSTIC
- ROM BASED DIAGNOSTIC
- DISK BASED DIAGNOSTIC

HARDWARE APPROACH

- REQUIRE TROUBLESHOOTING TOOLS
- DMM DIGITAL MULTIMETER
- LOGIC PROBE (GOOD FOR LOW FREQUENCY PULSES)
- OSCILLOSCOPE
- LOGIC PULSER GENERATE PULSES OF OPP. LOGIC LEVEL
- SIGNATURE ANALYSER (HP)
 16 OR 24 BIT TEST CODE
 SAMPLE THE DATA AT DIFF. PLACES ON A GOOD CIRC. BOARD
- STEADY STATE WAVE FORM COMPARISON
- IN CIRCUIT TESTING
- NO OP ANALYSIS
- IN CIRCUIT EMULATOR

OTHERS

COMMON SENSES; LOOK, SMELL, FEEL

HEAT AND COOL; TO DETECT INTERMITTENT FAILURE

PIGGY-BACKING; TO DETECT BROKEN BOND INSIDE A CHIP

REPLACING CHIPS ONE AT A TIME;

EFFICIENT FOR SOCKETED CHIPS

MAKES SENSE FOR INEXPENSIVE TTL

EXPERIENCE - FAULT CHART; VERY EFFECTIVE FOR

COMMON FAULTS

FAULTS

CAUSES

GREEN SCREEN

FAT AGNUS SOCKET MEMORY

NO POWER

POWER SUPPLY

CAN'T WRITE TO DISK

DISK DRIVE

PRINTER WON'T WORK

8520, EMI FILTER

WILL NOT LOAD WORKBENCH

8520, DISK DRIVE

2ND J/STICK PORT WON'T WORK

74LS 153

MOUSE WON'T WORK IN ONE DIR.

MOUSE

YELLOW SCREEN

MEMORY FAULT

NO LED

OSC XTAL

HALFWAY LOADING S/WARE

EXP. RAM CART.

WHITE SCREEN

FAT AGNUS

DISK DRIVE READ/WRITE ERROR

CABLE POOR CONTACT

BLACK SCREEN

XTAL

POWER UP DIAGNOSTICS

SEQ	TEST	SCREEN	POSSIBLE CAUSES
1	1/3 SEC. DELAY	*	
2	JUMP TO ROM CART IF PRESENT (F00000)		
3	DISABLE AND CL ALL DMA,INT.	R	
4	CLEAR SCREEN	BLACK	
5	TEST HARDWAR ROM CHECKSUM RAM TEST CUSTOM REQ.	– RED – GREEN – BLUE	ROM U6 RAM, AGNUS, GARY AGNUS, DENISE AND PAULA
6	TEST SOFTWARE	– Light Gr	EY
7	SET UP DMA & INTERRUPT		
8	START DEFAUL	T TASK	

KEYBOARD POWER UP SELF TEST

ERROR-CODE - CAPLOCK LED

1 FLASH - ROM CHECKSUM FAILURE

2 FLASH - RAM FAILURE

3 FLASH - CLOCK FAILURE

SYSTEM DIAGNOSTIC

TEST

KEYBOARD MATRIX TEST

BIT PLANE IMAGES

MOUSE

ANIMATION

RTC

AUDIO

LED ON/OFF

SPRITES

CHIP RAM

FAST RAM

DISK

CAUSE

KEYBOARD, KB CPU

8520 U7, PAULA

8371 AGNUS, DENISE,

RAM

MOUSE, U15 74LS 157,

DENSISE, U7 8520,

PAULA

AGNUS

GARY, 6242, XTAL

32768, BATTERY

PAULA, LF347/TL O84

U7 8520, U38, Q301

2 N 3906

AGNUS, DENISE

RAM , AGNUS, GARY

LS273

F244

DISK DRIVE, CABLE

PAULA8520 GARY

PRODUCT: A588

No :8988-003

Page: 1 of 2

Subject: To convert A1000 diagnostic board for A500

- 1 Remove all LEDs on U23 and replace it with an IC socket.
- 2 Remove resister pack on U22 and replace it with an IC socket
- 3 Connect pin 9 of U23 to pin 12 of J8
- 4 Cut trace under pin 12 of J8
- 5 Connect pin 10 of U23 to pin 11 of J8
- 6 Cut trace under pin 11 of J8
- 7 Connect pin 11 of U23 to pin 12 of U12
- 8 Connect pin 12 of U23 to +5V
- 9 Connect pin 14 of U23 to pin 3 of RN5
- 10 connect 1K resistor from pin 15 of U23 to GND
- 11 connect 1K resistor from pin 16 of U23 to GND
- 12 connect pin 15 of U23 to pin 18 of U26
- 13 connect pin 16 of U23 to pin 4 of U26
- 14 cut trace connecting pin 16 of J8 to GND
- 15 connect pin 16 of J8 to pin 13 of U26
- 16 cut trace connecting pin 23 of J8
- 17 cut trace connecting to pin 25 of J8
- 18 connect pin 9 of U22 to top of SW1 (the one not grounded)
- 19 connect pin 17 of J6 to pin 5 of U25
- 20 connect pin 13 of U12 to pin 19 of U25
- 21 connect pin 2 of RN4 to +5V
- 22 cut trace connecting pin 3 of UB to pin 25 of JB
- 23 remove resistor R15
- 24 remove jumper under resistor R15

PRODUCT: A588

No :8988-883 Page : 2 of 2

Test code LED connection

U22 pin

3 D7

5 D6

2 D5

6 D4

1 D3

7 D2

4 D1

Keyboard connector

D0

	U23	cd	
KB			
pin	9	pin 1	. data
	10	2	. clock
	11	. 3	reset
	12	. 4	+ 5V
	13	5	
	14	6	key
	15	7	GND
	16	8	status

connector function

J6	SERIAL
J7	EXTERNAL DRIVE
J8	PRINTER
J11	J/S2
J12	J/S 1.

connector pin assignment

26	14
13	1
(solder side)	

A500 ROM BASED DIAGNOSTIC

- Test 1. Check ability to read last ROM location
 This is a general test of processor and 86 pin
 connector
- Test 2. Set serial port as input, test busy pout
- Test 3. DRDY and ACK test
- Test 4. Check the CBM Serial Bus
- Test 5. Check RTS-CTS bit set loop
- Test 6. Check RTS-CTS bit clear loop
- Test 7. Check DTR-DSR bit set loop
- Test 8. Check DTR-DSR bit clear loop
- Test 9. Roll a zero through the parallel port
- Test a. Roll a one through the parallel port
- Test b. Write/Read a "?" character via the serial connection
- Test c. Write/Read an "E" character via the serial connection
- Test d. Write/Read a "J" character via the serial connection
- Test e. Write/Read a "string" char. via the serial connection
- Test f. Keyboad communication test
- Test 10 "SEL" line set as input, reset, except "CD" to be set
- Test 11 "SEL" line set as input, toggel and check "CD"
- Test 20 Check parallel port reset line
- Test 21 Check disk port reset line
- Test 22 Check serial port reset line
- Test 23 Check parallel port reset line can be set

- Test 24 Check disk port reset line can be set
- Test 25 Check serial port reset line can be set
- Test 26 Check fire lines as output, check if set
- Test 27 Check fire lines as output, check if cleared
- Test 28 Check fire 1 lines as output
- Test 29 Check fire 0 lines as input
- Test 2a Check fire 1 lines as input
- Test 2b Check fire 0 lines as input
- Test 2c Check fire 1 lines as input
- Test 2d Check fire 0 lines as input
- Test 30 Verify keyboard +5 volts is o.k.
- Test 31 Verify serial port +5 volts is o.k.
- Test 32 Verify j/stick [1] +5 volts is o.k.
- Test 33 Verify j/stick [0] +5 volts is o.k.
- Test 34 Verify d/drive +5 volts is o.k.
- Test 35 Check keyboard ground keyboard connector
- Test 36 Check internal Disk ground Internal disk connector
- Test 37 Check external disk ground external disk connector
- Test 38 Check serial port ground number 2 serial connector
- Test 39 Check serial port ground number 1 serial connector
- Test 3a Check joystick [1] ground
- Test 3b Check joystick [0] ground
- Test 47 Table drive joystick position checking
- Test 50 Set all pot lines to output (pull down) verify all low
- Test 51 Toggle pot [x] port [1], verify line goes hi
- Test 52 Toggle pot [y] port [1], verify line goes hi

- Test 53 Toggle pot [x] port [0], verify line goes hi
- Test 54 Toggle pot [y] port [0], verify line goes hi
- Test 55 Set all pot lines to output (pull up) verify all high
- Test 56 Toggle pot [x] port [1], verify line goes lo
- Test 57 Toggle pot [y] port [1], verify line goes lo
- Test 58 Toggle pot [x] port [0], verify line goes lo
- Test 59 Toggle pot [y] port [0], verify line goes lo
- Test 5a Set up to begin testing the pots as input
- Test 5b Pot input load testing on all
- Test 5c Pot input load testing on pot x port 1
- Test 5d Port input load testing on pot y port 1
- Test 5e Port input load testing on pot x port 0
- Test 5f Port input load testing on pot y port 0
- Test 60 Test external disk control lines
- Test 6a Test internal disk control lines and ground line
- Test 6b Test light pen function
- Test 72 Test disk RESPONSE line
- Test 76 Test disk RESPONSE "INDEX" line
- Test 77 Try to force a reset test with a "NARROW" pulse
- Test 78 Memory bit checking
- Test 79 Complimentary bit checking
- Test 7a Sliding ZEROS pattern
- Test 7b Sliding ONES pattern
- Test 7c Address as DATA test
- Test 7d Inverted address as DATA test
- Test 7e Bytefill test

- Test 80 ROM checksum checking
- Test 81/87 RAM/ROM memory check
- Test 83 Test ROM/RAM strobe
- Test 84 Test ROM/RAM address lines
- Test 85 Test ROM/RAM pattern
- Test 88 WRITE protect on ROM/RAM
- Test 89 Check the four Audio channels, and Audio DMA
- Test 90 Custom chip register testing, clear ADKCON
- Test 91 Check ADKCON set and clear bit loop
- Test 92 Custom chip register testing, clear CLXDAT
- Test 93 Check DMACOON [R] resistor
- Test 94 Check INTREQ resistor
- Test 95 Check INTENA resistor
- Test 96 Test joystick resistor pattern #1
- Test 97 Test joystick resistor pattern #2
- Test 98 Test joystick resistor pattern #3
- Test 99 Test joystick resistor pattern #4
- Test fO Check Ram Bus bits 8,9,10,11
- Test f1 Check Ram Bus bits 12,13,14,15
- Test f2 Check Ram Bus bits 0,1,2,3
- Test f3 Check Ram Bus bits 4,5,6,7
- Test f4 Check Ram Bus bits 8,9,10,11
- Test f5 Check Ram Bus bits 12,13,14,15
- Test f6 Check Ram Bus bits 0,1,2,3
- Test f7 Check Ram Bus bits 4,5,6,7

SIGNAL AI-H23
TEST POINT 68000 PIN 29
OSC SETTING 2M S/DIV
POSSIBLE CAUSE
GARY, 68000, Rom, 8520
AGNUS.

STEP 6
SIGNAL DTACK

TEST POINT 68000 PIN 10

OSC SETTING 2 M SIDIV

POSSIBLE CAUSE
GARY

STEP 7 SIGNAL AS, UDS, LDS TEST POINT 68000 PIN 6,7,8 OSC SETTING .ZM S/DIV POSSIBLE CAUSE 68000, ROM, GARY, AGNUS

STEP _ 8


GIGNAL <u>LATCH</u>


TEST POINT <u>GARY</u> PIW <u>25</u>


OSC SETTING .2M SIDIV


POSSIBLE CAUSE

GARY












STEP 1
SIGNAL 28 MHZ
TEST POINT XTAL XI PIN OIP
OSC SETTING OS M S/DIV
POSSIBLE CAUSE
YTAL
STEP 2
SIGNAL CLK
TEST POINT 68000 PIN 15
OSC SETTING OS 4 S/DIV
AGNUS CAUSE
ster 3
SIGNAL E
TEST POINT (8000 PIN 20
OSC SELLING .5 M Z / DIA
SOSSIBLE CAUSE
STEP 4
EIGNAL Dd-DIS
TEST POINT 68000 PIN 5
VIG12 MS. DN17732 D20
POSSIBLE CAUSE 68000, ROM, UIV, UIZ, 8520













STEP 9
SIGNAL DEB
TEST POINT GARY PIN 4
OSC SETTING . 2 M S/DIV
BARY CAUSE
SIGNAL ROMEN
TEST POINT GARY PIN 21
OSC SETTING . 2 M S/DIV
POSSIBLE CAUSE GARY
STEP 11
SIGNAL <u>RGAJ-RGA</u> 8
TEST POINT AGNNS PIN
OSC SETTING 2M S/DIV
AGNUS CAUSE
STEP 12
CIGNAL DRAG-DRAS
OSC SETTING . 2M SIDIV
POSSIBLE CAUSE AGNUS









STEP 13

SIGNAL CASE, CASH

TEST POINT AGONS PIN 54,55

OSC SETTING 1 S/DIV

POSSIBLE CAUSE

AGONS

STEP 14

SIGNAL RASO

TEST POINT AGNUL PIN 57

OSC SETTING 0.54 S/DIV

SOLZIBLE CURIE

STEP 15

SIGNAL RASI

TEST POINT AGNUS PIN 56

OSC SETTING 20M SIPIN

POSSIBLE CAUSE
146NUS

STEP 16

GIGNAL DRDO-DRDIS

TEST POINT 8364 PIN 10


OSC SETTING .2M SIDIV


POSSIBLE CAUSE


RAM, AGNUS, DENIJE, PAULA,

VIZIVIO, VIZIVII

F244 LS373













CTEP 17	
SIGNAL PBR	
TEST POINT AGNUS	DIN 50
OSC SETTING IMS	5/010
AGNUS	
SIGNAL IPLP.	**
TEST POINT 1364	PIN 13,14
OSC SETTING 5M	V16/2
PAULA, 8520, AG	
S1E6 50	
SIGNAL DRAM ADDRESS	
TEST POINT RAM	PIN 1
OSC SETTING .IM	S / DIV
POSSIBLE CAUSE PRAM, U34	
STEP	
CIGNAL	
TEST POINT	PIN
	51010
POSSIBLE CAUSE	









CTEP	
SIGNAL RAS	
TEST POINT DRAM	DIN 4
OSC SETTING OSM	SIDIV
POSSIBLE CAUSE	
AGNUS	
	
STEP	*
SIGNAL ADDRESS	
TEST POINT DRAM	PIN _5
USC SETTING 05 M	VIG/2
POSSIBLE CAUSE	
AGNUS, DRAM, U34	
STE?	
31GNAL	
TEST POINT	PIN
OSC SETTING	2/71
SOSSIBLE CAUSE	
S 7 E P	
EIGNAL	
TEST POINT	PIN
0SC SETTING	SIDIV
POSSIBLE CAUSE	









0000111001110001 Nob.

1




A1, A2

O' A3 . A7 . A15 A17 A18 , A23



241 A4 A5 A6 A9, A14 A16 A10, A11 A21

A12, A13 1.5 V



A 2ms As USS LSS

DISK DRIVE BLIGHMENT ADAPTOR LOGIE (AMIGA DRIVE TO PL)

Pe				i ca B	
7 2	2	2	. 6	ખાલ	8.
1		4	18	TON	3-
5664		6	. 0	arrie	
	2	8	í	NOGA	
	0) (9 9	810	
56L2 1		12	8	661	
	4	1 4	7	EL 3	
	4	L 15		NON	
DIR 1	8			DIR	
STEP 2	0	2	•	5780	
WO 2	2	2	2	WO	
WR6 2	4	2		W 6-	
Theo 2	6	2	6	TRO	
WPRD 2	8-	2	8	WFAD	
RD 3	0	3	0	RO	
\$1081 3	2	3:		EIPE	
3	4	3		FPY	33-

PC PLB AMIGA
PC PLB

If the reading from the Speed Test is not within the allowed limits of 295-305, the motor speed must be adjusted. Although the procedure for this adjustment is the same for all drives, the location of the Motor Speed Control Pot will vary. The Internal Drive Mechanism can be identified once the Amiga Top Shield and RF Shield have been removed. The External Drive Mechanism can be identified once the top has been removed from the External Drive.

DRIVE VENDOR IDENTIFICATION

1. NEWTRONICS DRIVE ASSEMBLY - Label on back of the Drive Mechanism ...


2. PANASONIC DRIVE ASSEMBLY - Label on the top of the drive Mounting Bracket..

3. NEC DRIVE ASSEMBLY - Label on the back of the Drive Mechanism..


4. CHINON DRIVE ASSEMBLY - Label on the side of the drive Mechanism..

The Motor Speed is adjusted by turning the Motor Speed Control POT until the displayed speed reading is equal to (300). the location of the Motor Speed Control POTs are listed below.

- (A) NEWTRONICS Top Right Hand Side of the Drive Mechanism behind the Plastic Plate. Accessed from the top of the Drive Assembly.
- (B) PANASONIC Designated as (VR1) on the Drive PCB. Accessed from the bottom of the Drive Assembly.
- (C) NEC Designated as (VR1) on the Drive PCB. Accessed from the bottom of the Drive Assembly.
- (D) CHINON Designated as (VR1) on the Drive PCB. Accessed from the bottom of the Drive Assembly.



PAGE 9



(MITSUMI D357)

ALIGNMENT TEST POINTS USE - N AND P

PAGE 8

● ● ●● ● ●

2 [:::::] R